



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/750,567	12/30/2003	Gary L. McAlpine	10559-900001 / P17948	5728
20985	7590	06/19/2006	EXAMINER	
FISH & RICHARDSON, PC P.O. BOX 1022 MINNEAPOLIS, MN 55440-1022			CAMPOS, YAIMA	
			ART UNIT	PAPER NUMBER
			2185	

DATE MAILED: 06/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

1. The instant application having Application No. 10/750,567 has a total of 49 claims pending in the application; there are 7 independent claims and 42 dependent claims, all of which are ready for examination by the examiner.

I. INFORMATION CONCERNING OATH/DECLARATION

Oath/Declaration

2. The oath or declaration is defective. A new oath or declaration in compliance with 37 CFR 1.67(a) identifying this application by application number and filing date is required. See MPEP §§ 602.01 and 602.02.

The oath or declaration is defective because:

It does not identify the citizenship of each inventor as the citizenship of inventor Greg J. Regnier has been omitted.

III. INFORMATION CONCERNING DRAWINGS

Drawings

3. The applicant's drawings submitted are acceptable for examination purposes.

IV. ACKNOWLEDGEMENT OF REFERENCES CITED BY APPLICANT

4. As required by **M.P.E.P. 609(C)**, the applicant's submissions of the Information Disclosure Statements dated June 21, 2004 and March 16, 2006 are acknowledged by the examiner and the cited references have been considered in the examination of the claims now

Art Unit: 2185

pending. As required by **M.P.E.P 609 C(2)**, a copy of the PTOL-1449 initialed and dated by the examiner is attached to the instant office action.

V. OBJECTIONS TO THE SPECIFICATION

Specification Objections

5. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: -- **Virtual to Physical Address Translation Sharing Translation Entries** --.

Claim Objections

6. **Claims 17, 42 and 46** are objected to because of the following informalities:
7. As per **claim 17**, the limitation “the start” in line 7 should be changed to “a start”.
8. As per **claims 42 and 46**, Applicant might consider indenting (lines 5 and 10; claim 42 and lines 5 and 10; claim 46) to add an extra tab space to the limitations beginning on these lines.
9. Appropriate correction is required.

VI. REJECTIONS NOT BASED ON PRIOR ART

a. DEFICIENCIES IN THE CLAIMED SUBJECT MATTER

Claim Rejections - 35 USC § 112

10. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

11. **Claims 2, 8, 21, 38 and 40** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

12. **Claim 2** recites the limitation "the buffer " in line 2. There is insufficient antecedent basis for this limitation in the claim. Applicant might consider amending this claim to read **—a buffer--**.

13. **Claims 8, 21 and 38** recite the limitation "the first address" (claim 8, line 2; claim 21, lines 3 and 4; claim 38, lines 3). There is insufficient antecedent basis for this limitation in the claims. Applicant might consider amending these claims to read **—a first address-** and defining the term "first address" in the claims.

14. **Claim 40** recites the limitation "the virtual buffer" (line 3). There is insufficient antecedent basis for this limitation in the claims. Applicant might consider amending this claim to read **—a virtual buffer-**.

15. Any claim not specifically addressed above, is being rejected as encompassing the deficiencies of a claim upon which it depends.

VII. REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC § 102

16. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

17. Claims 1-4, 8-13, 17, 20-24, 26, 33, 36, 38-42, 45-46 and 49 are rejected under 35

U.S.C. 102(b) as being anticipated by Langerman et al. (US 6,360,282).

18. As per claim 1, Langerman discloses “A machine-implemented method comprising:”
“receiving, by a first process, a shortcut to a physical address associated with a level of a multi-level virtual address translation table;” [With respect to this limitation, Langerman discloses a “Buffer Handle” (equivalents to Applicant’s claimed shortcut) which “is used to identify a region of memory serving as a data buffer for an I/O request” (Column and Figures 4-6) and explains that once a memory region is registered to a user, “the Adapter Manager 32 returns a Buffer Handle to the user which includes the index of the CTE_PA (Context Translation Entry Physical Address) within the CTA_PA (Context Translation Array Physical Address)” (Column 6, lines 32-39)]
“posting a descriptor comprising a virtual address and a shortcut to an interface between the first process and a second process;” [Langerman discloses this limitation as “descriptors” wherein “the user posts I/O commands to a device by enqueueing descriptors on the Send Queue 24” (Column 4, lines 28-34) and explains that a virtual interface is a “structure of software interface presented to a user application for performing disk I/O” (Columns 3-4, lines 64-67 and 1-24, Column 7, lines 10-17 and Figure 2)]
“and determining the physical address corresponding to the virtual address based on at least the virtual address and the shortcut” [With respect to this limitation, Langerman discloses using the “Buffer Handle” which has a pointer to a virtual memory region to access a “PAS (Physical Address Segment)” (Column 7, lines 27-34 and Figure 6)] See (Column 2-3, lines 30-67 and 1-12)].

19. As per claim 2, Langerman discloses “The method of claim 1” [See rejection to claim 1 above] “further comprising transferring data to or from the buffer located at the physical address” [With respect to this limitation, Langerman discloses “I/O request” performed to read or write from/to “data buffers” (Column 2, lines 52-65 and Figures 4-6)].

20. As per claim 3, Langerman discloses “The method of claim 1” [See rejection to claim 1 above] further comprising: generating the shortcut by a third process [Langerman discloses this concept as a “user registers a memory region” and then “the Adapter Manager 32 returns a Buffer Handle to the user which includes the index of the CTE_PA (Context Translation Entry Physical Address) within the CTA_PA (Context Translation Array Physical Address)” (Column 6, lines 32-39) which comprise different processes].

21. As per claims 4, 17, 26, 33 and 36, Langerman discloses “The method of claim 3” [See rejection to claim 3 above] “wherein generating the shortcut by the third process comprises:” generating/receiving a request to register a virtual buffer, the request including a virtual address corresponding to the start of the virtual buffer; [With respect to this limitation, Langerman discloses that “before a user may perform I/O to memory buffers, the virtual memory associated with the buffer must be registered with the Adapter Manager 32” wherein “a user registers a memory region by specifying a virtual base address and a length” (Column 6, lines 23-39 and Figure 4)]

“determining the physical address of one level of the multi-level address translation table associated with the virtual memory space in which the virtual buffer resides;” [With respect to this limitation, Langerman discloses “the Adapter Manager 32 creates an entry in the Context Translation Array-Physical Address (CTA_PA). Each entry in the CTA_PA is

known as a Context Translation Entry-Physical Address (CTE_PA)” (Column 6, lines 23-39)]

“and generating a shortcut based on the physical address of the one level of the multi-level address translation table” [With respect to this limitation, Langerman discloses “The Adapter Manager 32 returns a Buffer Handle to the user which includes the index of the CTE_PA (Context Translation Entry Physical Address) within the CTA_PA (Context Translation Array Physical Address)” (Column 6, lines 32-39)]. Additionally, Langerman discloses a computer system according to the invention which includes [“one or more CPUs 12” (Figure 1 and Column 3, lines 56-63)] (As specified in claim 26).

22. As per claims 8, 21 and 38, Langerman discloses “The method of claims 1, 20 and 36” [See rejection to claims 1 and 36 above and claim 20 bellow] “further comprising determining if the physical address is associated with the first address” [Langerman discloses this concept as “when a descriptor is queued in a VI (virtual interface), the adapter verifies that the PTAG in the VI matches the PTAG in the CTE_PA that maps the user buffer identified in the descriptor” (Column 7, lines 10-17)].

23. As per claims 9, 22 and 39, Langerman discloses “The method of claims 1, 20 and 36” [See rejection to claim 1 and 36 above and rejection to claim 20 bellow] “further comprising determining if the virtual page containing the virtual address is pinned into physical memory” [Langerman discloses this limitation as “Protection Tag or PTAG” which is used “to permit selective sharing of memory segments between a user application and an I/O device” (Column 7, lines 10-17)].

24. As per claims 10, 45 and 49, Langerman discloses “The method of claims 1, 42 and 46” [See rejection to claim 1 above and claims 42 and 46 bellow] “wherein the interface is a virtual interface” [With respect to this limitation, Langerman discloses “virtual interface or VI, and as a safe device interface or SDI” (Columns 3-4, lines 64-67 and 1-24)].
25. As per claims 11, 23 and 40, Langerman discloses “The method of claims 1, 20 and 36” [See rejection to claims 1 and 36 above and rejection to claim 20 bellow] “further comprising determining if the first process is authorized to access the virtual address” [Langerman discloses this limitation as “the adapter 16” verifies whether “a user has permission to use a user-specified region of memory to perform an I/O operation” (Column 7, lines 46-67)].
26. As per claims 12, 24 and 41, Langerman discloses “The method of claims 1 and 20” [See rejection to claims 1 and 36 above and rejection to claim 20 bellow] “further comprising determining if descriptors posted to the interface between the first process and second process are authorized to access the virtual address” [Langerman discloses this concept as commands are sent to the adapter 16 using a descriptor 50 (Columns 8-9 lines 59-67 and 1-2 and Figure 8) wherein “it is verified that a user has access rights to a disk area identified in a disk read or write command” (Column 9, lines 14-36)].
27. As per claim 13, Langerman discloses “The method of claim 1” [See rejection to claim 1 above] “further comprising: receiving, by a first process, a plurality of shortcuts, each shortcut to a physical address associated with a level of a multi-level virtual address translation table” [With respect to this limitation, Langerman discloses that a user registers a memory region to be able to perform I/O operations and in response, the Adapter Manager returns a Buffer Handle to the user wherein when a user registers a plurality of memory regions, a

plurality of Buffer Handles (or shortcuts) will be returned to a user (Column 6, lines 31-32)].

28. As per **claim 20**, Langerman discloses “The method of claim 17 further comprising:”
[See rejection to claim 17 above] “transmitting a request to a third process to perform an input or output operation on the virtual buffer, wherein the request includes the shortcut and a virtual address associated with the virtual buffer;” [With respect to this limitation, Langerman discloses posting descriptors every time an I/O is to be done and returning a “Buffer Handle” to a user (Columns 2-3, lines 52-67 and 1-12; Column 4, lines 28-49; Columns 8-9, lines 59-67 and 1-2; Figure 8)]

“and determining a physical address of the virtual address based on the virtual address and the shortcut” [Langerman discloses this limitation as the “Buffer Handle” has a pointer to a virtual memory region to access a “PAS (Physical Address Segment)” (Column 7, lines 27-34 and Figure 6)] See (Column 2-3, lines 30-67 and 1-12)].

29. As per **claims 42 and 46**, Langerman discloses “A system comprising:”
“a client computer;” or “storage device” [“host computer 10” which includes “system memory 14” and I/O adapters 16 (Columns 3-4, lines 56-67 and 1-24 and Figure 1)]
“and a server in communication with the client computer using a network, the server comprising:” [Langerman discloses this limitation in (Columns 3-4, lines 56-67) and explains that “the segment-based translation and protection mechanism described above is targeted towards a dedicated server applications such as databases or embedded applications that usually control the majority of the resources of the server” (Column 8, lines 1-4)]

Art Unit: 2185

“a first processor capable of producing a shortcut to a physical address associated with a level of a multi-level virtual address translation table and writing a descriptor comprising a virtual address and the shortcut to an interface;” [With respect to this limitation, Langerman discloses Langerman discloses this limitation as “descriptors” wherein “the user posts I/O commands to a device by enqueueing descriptors on the Send Queue 24” (Column 4, lines 28-34) and explains that a virtual interface is a “structure of software interface presented to a user application for performing disk I/O” (Columns 3-4, lines 64-67 and 1-24, Column 7, lines 10-17 and Figure 2) wherein a “Buffer Handle” (equivalent to Applicant’s claimed shortcut) which “is used to identify a region of memory serving as a data buffer for an I/O request” (Column and Figures 4-6) and “is passed to the adapter 16 in a descriptor” (Column 7, lines 35-36). Langerman also discloses a computer system according to the invention which includes [“one or more CPUs 12” (Figure 1 and Column 3, lines 56-63)] “and a second processor capable of reading the descriptor posted on the interface, determining a physical address of the virtual address based on at least the virtual address and the shortcut and transferring data located at the physical address to the client computer using the network” [Langerman discloses this limitation as using a “Buffer Handle” which has a pointer to a virtual memory region to access a “PAS (Physical Address Segment)” (Column 7, lines 27-34 and Figure 6)] See (Column 2-3, lines 30-67 and 1-12). Also see Columns 2-3, lines 30-67 and 1-12; Columns 6-7, lines 23-67 and 1-45)].

Claim Rejections - 35 USC § 103

30. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2185

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

31. Claims 5-7, 14-16, 18-19, 25, 27-32, 34-35, 37, 43-44 and 47-48 are rejected under 35 U.S.C. 103(a) as being unpatentable over Langerman et al. (US 6,360,282) in view of Arndt (US 2003/0204648).

32. As per claims 5-7, 14-16, 18-19, 25, 27-28, 34-35, 37, 43-44 and 47-48, Langerman discloses the method of claims 1, 4, 17, 26, 33, 36, 42 and 46 [See rejection to claims 1, 4, 17, 26, 33, 36, 42 and 46 above] but does not disclose expressly using a function/key to encrypt “the shortcut” which is unknown to a first/client process wherein only the host/second process is capable of decrypting said key.

Arndt discloses using function/key to encrypt “the shortcut” which is unknown to a first/client process wherein only the host/second process is capable of decrypting said key as [“a method, apparatus, and program for sharing logical resources among separate partitions in a logically partitioned data processing system” (Page 1, Paragraph 0002) wherein an “opaque handle” refers to an entity “which cannot be directly de-reference by the untrusted agents” thereby protecting shared resources against “untrusted agents” (Pages 4, Paragraphs 0036-0038 and Figure 3). Arndt also explains that “the hosting (client) partition uses the hypervisor function, called H_PUT RTCE, which takes as a parameter the opaque handle of the RTCE (Remote Translation Control Entry) table, such as RTCE table 330” (Page 4, Paragraph 0036) wherein only the client partition has access to the RTCE table but not the TCE (Translation Control Entry) which belongs to the host

partition and maps to physical addresses. The client partition is provided and opaque handle to perform I/O operations within the host partition's memory space; therefore, preventing the client partition from containing references to a physical address of a logical resource that belongs to the host partition (Page 4, Paragraph 0042; Page 5, Paragraph 0046)].

Langerman et al. (US 6,360,282) and Arndt (US 2003/0204648) are analogous art because they are from the same field of endeavor of computer memory access and control.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to modify the method of processing I/O requests to storage devices in a computer system which uses shortcuts/handles taught by Langerman and use a function/key to encrypt "the shortcut" which is unknown to a first/client process wherein only the host/second process is capable of decrypting said key as taught by Arndt.

The motivation for doing so would have been because Arndt discloses use a function/key to encrypt "the shortcut" which is unknown to a first/client process wherein only the host/second process is capable of decrypting said key provides **[protection for memory resources as "by resistant to forging, the opaque handle has the characteristic such that an untrusted agent is unlikely to be able to generate, by itself, a value that would be interpreted by the hypervisor as a valid opaque handle to a TCE table" wherein the hypervisor could tell if "some other agent was trying to forge a handle to a TCE table" (Page 4, Paragraph 0038)].**

Therefore, it would have been obvious to combine Arndt (US 2003/0204648) with Langerman et al. (US 6,360,282) for the benefit of creating a method/system to control I/O

requests to shared storage devices to obtain the invention as specified in claims 5-7, 14-16, 18-19, 25, 27-28, 34-35, 37, 43-44 and 47-48.

33. As per claim 29, the combination of Langerman and Arndt discloses “The system of claim 28” [See rejection to claim 28 above] “wherein the instructions of the third process cause the second processor to determine if the physical address is associated with the second process” [Langerman discloses this concept as “when a descriptor is queued in a VI (virtual interface), the adapter verifies that the PTAG in the VI matches the PTAG in the CTE_PA that maps the user buffer identified in the descriptor” (Column 7, lines 10-17)].

34. As per claim 30, the combination of Langerman and Arndt discloses “The system of claim 28” [See rejection to claim 28 above] “wherein the instructions of the third process cause the second processor to determine if the associated virtual pages are pinned into physical memory” [Langerman discloses this limitation as “Protection Tag or PTAG” which is used “to permit selective sharing of memory segments between a user application and an I/O device” (Column 7, lines 10-17)].

35. As per claim 31, the combination of Langerman and Arndt discloses “The system of claim 28” [See rejection to claim 28 above] “wherein the instructions of the third process cause the second processor to determine if the second process is authorized access to the virtual buffer” [Langerman discloses this limitation as “the adapter 16” verifies whether “a user has permission to use a user-specified region of memory to perform an I/O operation” (Column 7, lines 46-67)].

36. As per claim 32, the combination of Langerman and Arndt discloses “The system of claim 27” [See rejection to claim 27 above] “wherein the instructions of the third process cause

Art Unit: 2185

the second processor to determine if requests posted to the interface between the second process and the third process are authorized access to the virtual buffer” [Langerman discloses this concept as commands are sent to the adapter 16 using a descriptor 50 (Columns 8-9 lines 59-67 and 1-2 and Figure 8) wherein “it is verified that a user has access rights to a disk area identified in a disk read or write command” (Column 9, lines 14-36)].

VIII. RELEVANT ART CITED BY THE EXAMINER

37. The following prior art made of record and not relied upon is cited to establish the level of skill in the applicant’s art and those arts considered reasonably pertinent to applicant’s disclosure. See **MPEP 707.05(c)**.

38. The following reference teach sharing virtual memory among multiple programs

U.S. PATENT NUMBER

US 5,630,087

US 5,627,987

US 2002/0169938

US 2005/0182788

39. The following reference teaches using protection keys for sharing portions of memory.

U.S. PATENT NUMBER

US 6,854,032

IX. CLOSING COMMENTS

Conclusion

a. STATUS OF CLAIMS IN THE APPLICATION

40. The following is a summary of the treatment and status of all claims in the application as recommended by M.P.E.P. 707.07(i):

a(1) CLAIMS REJECTED IN THE APPLICATION

41. Per the instant office action, claims 1-49 have received a first action on the merits and are subject of a first action non-final.

b. DIRECTION OF FUTURE CORRESPONDENCES

42. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yaima Campos whose telephone number is (571) 272-1232. The examiner can normally be reached on Monday to Friday 8:30 AM to 5:00 PM.

IMPORTANT NOTE

43. If attempts to reach the above noted Examiner by telephone are unsuccessful, the Examiner's supervisor, Mr. Donald Sparks, can be reached at the following telephone number: Area Code (571) 272-4201.

The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status

Art Unit: 2185

information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

June 5, 2006

Yaima Campos
Examiner
Art Unit 2185

A handwritten signature in black ink, appearing to read "Donald Sparks". The signature is stylized with a large initial "D" and a cursive "S".

DONALD SPARKS
SUPERVISORY PATENT EXAMINER